

DS21Q348DK 3.3V E1/T1/J1 Line Interface Design Kit

www.maxim-ic.com

GENERAL DESCRIPTION


The DS21Q348 design kit is an evaluation board for the DS21Q348 3.3V E1/T1/J1 line interface. The DS21Q348DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board comes complete with a line interface unit (LIU), transformers, termination resistors, configuration switches, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21Q348DK	DS21Q348 (Quad BGA) Design Kit

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21Q348
- High-Level Software Provides Visual Access to Registers
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1
- Multitap Transformer Facilitates True Impedance Matching for 75Ω and 120Ω/100Ω Paths



DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
1	1	3.3V E1/T1/J1 line interface, 0°C to +70°C, 144-pin BGA	Dallas Semiconductor	DS21Q348
C1, C2, C6, C10, C12, C22, C24	7	0.47µF, 25V, 10% 1206 ceramic	Digi-Key	PCC1891CT-ND
C13–C16	4	0.1µF, 25V, 10% 1206 ceramic	Digi-Key	PCC1883CT-ND
C17–C20	4	1µF, 16V, 10% 1206 ceramic	Digi-Key	PCC1882CT-ND
C3–C5, C7, C8, C11, C21, C23, C25, C26	C3–C5, C7, C8, C11, C21, C23, 10 0.1μF, 16V, 10% 0603 ceramic		Digi-Key	311-1088-1-ND
C9 1 10µF, 16V, 20% B case tantalum		Digi-Key	PCS3106CT-ND	
DS1–DS5	5	LED, red, SMD	Digi-Key	P500CT-ND
J1, J6–J13	9	Connector BNC RA, 5-pin	Kruvand	UCBJR220
J14	1	RA RJ45, 8-pin, 4-port jack	Molex	43223-8140
J15, J16	2	Socket, SMD, 50-pin, dual row, vertical	Samtec	TFM-125-02-S-D-LC
J2	1	Connector, 10-pin, dual row, vertical	Digi-Key	S2012-05-ND
J3–J5	—	8-row by 2-column pin strip, 0.1" centers, 0.025" post	NA	Lab Stock
R17, R20, R21, 1 R25, R28–R36, 14 10kΩ, 1/10W, 1% RES 0805 R53 14 10kΩ, 1/10W, 1% RES 0805		Digi-Key	P10.0KCCT-ND	
R18, R19, R22–R24, R26, R27	R22–R24, R26, 7 51.1Ω, 1/10W, 1% RES 0805		Digi-Key	P51.1CCT-ND
R1–R16, R37–R41, R54–R57	25	0Ω, 1/8W, 5% RES 1206	Digi-Key	P0.0ETR-ND
R42, R43	2	1.0kΩ, 1/10W, 1% RES 0805	Digi-Key	P1.00KCCT-ND
R44–R51	8	61.9Ω, 1/8W, 1% RES 1206	Digi-Key	P61.9FCT-ND
T1–T4	4	XFMR, dual, 16-pin SMT	Pulse Engineering	TX1099
U1	1	Xilinx CPLD 72 macrocell, 100-pin TQFP, 3.3V	Avnet	XC95142XL-10TQ100

COMPONENT LIST

BASIC OPERATION

Hardware Configuration

Using the DK101 Processor Board

- Connect TIM card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector is unused. Additionally, the TIM 5V supply headers are unused.)
- All processor-board DIP switch settings should be in the ON position with the exception of the flashprogramming switch, which should be OFF.
- From the Programs menu launch the host application named DCOM.EXE.

Using the DK2000 Processor Board

- Connect TIM card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named DCOM.EXE.

General

- Upon power-up, the RCL LEDs are lit, and the INT LED is off.
- After power-up, the RCL LEDs extinguish upon external loopback.

Quick Setup (Register View)

- The PC loads the program, offering a choice between DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select Register View.
- The program requests a definition file. Select DS21Q348DK02A0_CPLD.DEF.
- The Register View Screen appears, showing the register names, acronyms, and values. Note the CPLD def file contains a link such that the def file for the DS21Q348 is also loaded. Selection among the def files is accomplished using the drop-down box on the right-hand side of the program window.
- From the drop-down box select the DS21Q348 def file and configure register CCR3 of ports 1 through 4 with a 90h.
 - The device begins transmitting a pseudorandom bit sequence. Upon external loopback, the RCL LED extinguishes, denoting that the device has found a carrier and has successfully decoded the pseudorandom bit sequence. For more advanced configurations, please refer to the DS21Q348 data sheet.

Miscellaneous

- Clock frequencies are provided by a register-mapped CPLD, which is on the DS21Q348 TIM card.
- The definition file for this CPLD is named DS21Q348DK02A0_CPLD.def. See CPLD Register Map definitions.

ADDRESS MAP

DK101 TIM card address space begins at 0x81000000.

DK2000 TIM card address space begins at: 0x3000000 for slot 0 0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets in the TIM Card Address Map table are relative to the beginning of the TIM card address space.

TIM Card Address Map

OFFSET	DEVICE	FUNCTION
0X0000 to 0X0015	CPLD	Board ID, clock and signal routing
0X2000 to 0X2015	LIU Port 1	
0X3000 to 0X3015	LIU Port 2	Board is populated with either the DS21Q348 or the DS21448.
0X4000 to 0X4015	LIU Port 3	Please see the factory data sheet for details.
0X5000 to 0X5015	LIU Port 4	

Registers in the CPLD can be easily modified using the DCOM host-based user-interface software with the definition file named *ds21q348dk02A0_cpld.def*. This file is included as part of the design kit documentation download (accessed through the DS21Q348's quick view data sheet). The definition file for the LIU is named *DS21Q348.def*.

CPLD Register Map

OFFSET	REGISTER	TYPE	FUNCTION
0X0000	BID	Read-Only	Board ID
0X0001	—	—	Unused
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	MCLK_SRC	Read-Write	MCLK Source Register
0X0012	TCLK1_SRC	Read-Write	TCLK1 Source Register
0X0013	TCLK2_SRC	Read-Write	TCLK2 Source Register
0X0014	TCLK3_SRC	Read-Write	TCLK3 Source Register
0X0015	TCLK4_SRC	Read-Write	TCLK4 Source Register

ID Registers

OFFSET	NAME	FUNCTION
0X0000	BID	Board ID. BID is read-only with a value of 0xD.
0X0002	XBIDH	High Nibble Extended Board ID. XBIDH is read-only with a value of 0x00.
0X0003	XBIDM	Middle Nibble Extended Board ID. XBIDM is read-only with a value of 0x02.
0X0004	XBIDL	Low Nibble Extended Board ID. XBIDL is read-only with a value of 0x00.
0X0005	BREV	Board FAB Revision. BREV is read-only and displays the current fab revision.
0X0006	AREV	Board Assembly Revision. AREV is read-only and displays the assembly revision.
0X0007	PREV	PLD Revision. PREV is read-only and displays the current PLD firmware revision.

Control Registers

The control registers are used set the clock frequency on the MCLK and TCLK pins. Options are 1.544MHz, 2.048MHz, external source (through AUX CLK BNC), and tri-state.

MCLK_SRC: MCLK SOURCE (OFFSET = 0x0011) INITIAL VALUE = 0x1

(MSB)						(LSB)
—	_		HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	MCLK_SRC.3	1 = Tri-state MCLK.
EXTOSC	MCLK_SRC.2	1 = Connect MCLK to the external oscillator.
2048MHZ	MCLK_SRC.1	1 = Connect MCLK to the 2.048MHz clock.
1544MHZ	MCLK_SRC.0	1 = Connect MCLK to the 1.544MHz clock.

TCLK1_SRC: TCLK SOURCE (OFFSET = 0x0012) INITIAL VALUE = 0x1

(MSB)						(LSB)
_	—		HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK1_SRC.3	1 = Tri-state TCLK1.
EXTOSC	TCLK1_SRC.2	1 = Connect TCLK1 to the external oscillator.
2048MHZ	TCLK1_SRC.1	1 = Connect TCLK1 to the 2.048MHz clock.
1544MHZ	TCLK1_SRC.0	1 = Connect TCLK1 to the 1.544MHz clock.

TCLK2_SRC: TCLK SOURCE (OFFSET = 0x0013) INITIAL VALUE = 0x1

(MSB)						(LSB)
—		—	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK2_SRC.3	1 = Tri-state TCLK2.
EXTOSC	TCLK2_SRC.2	1 = Connect TCLK2 to the external oscillator.
2048MHZ	TCLK2_SRC.1	1 = Connect TCLK2 to the 2.048MHz clock.
1544MHZ	TCLK2_SRC.0	1 = Connect TCLK2 to the 1.544MHz clock.

TCLK3_SRC: TCLK SOURCE (OFFSET = 0x0014) INITIAL VALUE = 0x1

(MSB)							(LSB)
—	—		—	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK3_SRC.3	1 = Tri-state TCLK3.
EXTOSC	TCLK3_SRC.2	1 = Connect TCLK3 to the external oscillator.
2048MHZ	TCLK3_SRC.1	1 = Connect TCLK3 to the 2.048MHz clock.
1544MHZ	TCLK3_SRC.0	1 = Connect TCLK3 to the 1.544MHz clock.

TCLK4_SRC: TCLK SOURCE (OFFSET = 0x0015) INITIAL VALUE = 0x1

(MSB)								(LSB)		
—			—		HI_Z	EXTOSC	2048MHZ	1544MHZ		
NAME	NAME POSITION			FUNCTION						
HI_Z	HI_Z TCLK4_SRC.		LK4_SRC.3	1 = Tri-sta	te TCLK4.					
EXTOS	EXTOSC TCLK4_SRC.2			1 = Connect TCLK4 to the external oscillator.						
2048MF	ΗZ	TC	LK4_SRC.1	.1 1 = Connect TCLK4 to the 2.048MHz clock.						
1544MF	ΗZ	TC	LK4_SRC.0	1 = Connect TCLK4 to the 1.544MHz clock.						


DS21Q348 INFORMATION


For more information about the DS21Q348, please consult the DS21Q348 data sheet available on our website, <u>www.maxim-ic.com/telecom</u>.


TECHNICAL SUPPORT


For additional technical support, please email your questions to telecom.support@dalsemi.com.


	8	7	б	5	4	З	2	1	
D					DESI		—		D
С				21434	48DKØ	280			с
В		3							в
A	10. NETLIST	INTERFACE FOR PORTS 1 CROSS REFERENCE DSS REFERENCE	14						A
	в	7	6	5	4	ENGINEER:	Q348 DESIGN KIT WS 2	DATE: 07/15/02 PAGE: 1 OF 11	




















	8	7	6	5	4	З	2	1	
ъ	A0 3C5 A1 3C6 A2 3C5 A3 3C5 A4 2B4 A12 3C3 A13 3B3 A14 3B3 A15 3B3 A15 3B3 A15 2C4 B150 2C4 B151 2B4 BPCLK1 2D4> 5	484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484<> 484< 484<	TCLK3 4D3<> 9C1<>2 TCLK4 4D3<> 9C1<>2 TD1 4B8<> 4C3 TD0 4B8<> 4C7 TEST 2C4 4A6 TMS 4B8<> 4C7 TK5 4B8<> 4C7 TK61 5D4 2C4 9C TK623 9C4<> 2E4 9C TK63 9C4<> 2E4 9C TP051 5D5<	172 (173 (173 (173 (174 (174))))))))))))))))))))))))))))))))))))					ם
С	BPCLK2 2C45 2 BPCLK3 2845 2 BPCLK4 2845 2 CLK15384_T 3830 2 CS1 4C45 2 CS2 4C46 2 CS3 4845 2 CS4 4846 2 CS4 4846 2 DR6RD_RESET 2686 2 D_A01 2886 2 D_A03 2886 2 D_A05 2886 2	C2C> B2C> B2C> 4D3C> 4D3C> 4D3C> 4D3C> 2C8C 2C8C 2C8C 2C8C 4B1C> 3B6C> 4C1C> 4C1C> 3B6C> 4C1C> 4	TRING2 2215 588 TRING3 2815 788 TRING4 2A15 588 TTIP1 2D15 588 TTIP2 2D15 588 TTIP4 2A15 888 VSM 2C44 486 VE_T 3B6 481 WR 4C4 2B8						с
в	D_A07 288-5 INT 284-5 MCLK 403-5 PBE01 284-5 PBE02 264-5 PBE03 284-5 PBE04 284-7 PBE05 284-7 PBE06 284-7 PBE07 284-7 PBE08 284-7 PBE09 286-7 PBE01 285-7 PBC-RSYNC 307-5 PPC_TSYNC 307-5 PPC_TSYNC 307-5 PRC_TSYNC 307-5 PRC_TSYNC 307-5 PRC_TSYNC 307-5 PRC_TSYNC 307-5 RCL1 202-5 RCL3 282-4 RCL4 282-4	IC2(>) BB							в
A	RCLK1 2D2> 9 RCLK2 2C2> 9 RCLK3 2B2> 9 RCLK4 2B2> 9 RD 4C4(x) RNEG1 2D4> 9 RNEG2 2C4+ 9 RNEG3 2B4> 9 RP051 2D4> 9 RP052 2C4+ 9 RP053 2B4> 9 RRING1 5B6> 2 RD1NG2 6B6> 2 RD1NG3 7B5> 2 RT1P3 5B6> 2 RT1P3 5B6> 2 RT1P4 5B6> 2 RT1P3 7B5> 2 RLT<	DD2>>				TITLE:		DATE:	A
	TCLK2 4D3<>	9D1<> 2C2<				ENGINEER:	Q348 DESIGN KIT WS	07/15/02 PAGE: 10 OF 11	-
	8	7	6	5	4	З	2	1	-

	8	?	б	5	4	З	2	1
а	**** Part Cross-Reference fd 1 D5210348 243 283 281 C1 CAP 9A4 22 281 281 C2 CAP 9A5 253 281 281 C3 CAP 9A5 255 261 274 283 281 C4 CAP 9A3 275 CAP 9A3 275 261 281 <td>_</td> <td>R28 RES 488 R29 RES 9C7 R30 RES 9C8 R31 RES 9D8 R32 RES 9C9 R33 RES 9D7 R34 RES 9D7 R35 RES 9D7 R36 RES 9D7 R37 RES 9C8 R38 RES 4A6 R39 RES 4A6 R40 RES 4A6 R41 RES 4A6 R41 RES 4A6</td> <td></td> <td></td> <td></td> <td></td> <td></td>	_	R28 RES 488 R29 RES 9C7 R30 RES 9C8 R31 RES 9D8 R32 RES 9C9 R33 RES 9D7 R34 RES 9D7 R35 RES 9D7 R36 RES 9D7 R37 RES 9C8 R38 RES 4A6 R39 RES 4A6 R40 RES 4A6 R41 RES 4A6 R41 RES 4A6					
с	C13 CAP BA5 C14 CAP SA5 C15 CAP GA5 C17 CAP SC5 C19 CAP SC5 C219 CAP SC5 C210 CAP SC5 C210 CAP SA4 C220 CAP SA4 C230 CAP SA3 C245 CAP SA3 C255 CAP SA2 D51 LED 4A2 D52 LED 4A3 D54 LED 4A3 D54 LED 4A2		R43 RES 4A6 R44 RES 6A5 R45 RES 6A5 R47 RES 5A5 R47 RES 5A5 R48 RES 9A5 R49 RES 7A5 R50 RES 9A5 R51 RES 9A4 R53 RES 5A1 R55 RES 5A1 R56 RES 6A2 R57 RES 6A2 R57 RES 6A2 R57 RES 8A1 R57 RES 8A2 R57 RES 8A2					
в	J1 CONN_BNC_SPIN 4A4 J2 CONN_IBP SD4 J3 CONN_IBP SD4 J4 CONN_IBP SD4 J5 CONN_IBP SD2 J6 CONN_BNC_SPIN SA2 J7 CONN_BNC_SPIN SA1 J8 CONN_BNC_SPIN SA1 J9 CONN_BNC_SPIN SA1 J10 CONN_BNC_SPIN SA1 J11 CONN_BNC_SPIN SD2 J11 CONN_BNC_SPIN SD1 J12 CONN_BNC_SPIN SD1 J13 CONN_SNC_SPIN SD1 J14 RJ45.8 SC2 SC2 J15 CONN_SNC_SPIN SD1 J14 RJ45.8 SC2 SC3 J15 CONN_SNC_SPIN SD1 J14 RJ45.8 SC2 SC3 J15 CONN_SNC_SPIN SD1 SD4 J15 CONN_SNC_SPIN SD5 SD5 R1 RES SP5	2 8C2	TP2 T5TPNT_SNG 4D2 TP3 T5TPNT_SNG 4D2 TP4 T5TPNT_SNG 4D2 TP5 T5TPNT_SNG 3C8 TP5 T5TPNT_SNG 3C8 TP7 T5TPNT_SNG 3C8 TP7 T5TPNT_SNG 3C8 TP9 T5TPNT_SNG 3C8 TP9 T5TPNT_SNG 3B8 U1 XILINX_XC9572XL 4D4 4D7					
A	R4 RES 7C6 R5 RES 776 R6 RES 776 R7 RES 766 R9 RES 6C6 R9 RES 656 R10 RES 566 R11 RES 5C6 R12 RES 566 R13 RES 566 R14 RES 5C6 R15 RES 566 R14 RES 566 R15 RES 8C5 R16 RES 443 R19 RES 443 R20 RES 443 R21 RES 443 R21 RES 443 R22 RES 443 R21 RES 443 R22 RES 443 R23 RES 443 R24 RES 443 R25 843 R26					TITLE:		DATE: 07/15/02
						ENGINEER:	Q348 DESIGN KIT WS	PAGE: 11 OF 11
'	8	7	6	5	4	з	2	1