

DESCRIPTION

The 2102A is a high speed static random access memory element using n-channel MOS devices integrated on a monolithic array. It uses fully dc stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.


The 2102A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. A low standby power version (2102AL) is also available, and has all the same operating characteristics of the 2102A with the added feature of 35mW maximum power dissipation in standby and 174mW in operations.

A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The 2102A is fabricated with n-channel silicon gate technology, which allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or p-channel silicon gate technology.

FEATURES


- Single 5V supply voltage
- Fully TTL compatible
- Standby power mode (2102AL)
- Tri-state output
- OR-tie capability
- All inputs protected against static charge
- Low cost packaging

PIN CONFIGURATION**PIN DESIGNATION**

PIN NO.	SYMBOL	FUNCTION	TYPE
11	DIN	Data input	
1,2,4- 8,14,16	A ₀ -A ₉	Address inputs	
3	R/W		
13	CE	Read/write input Chip enable	
12	DOUT	Data output	
10	VCC	Power (5V)	
9	GND	Ground	

TRUTH TABLE

CE	R/W	DIN	DOUT	MODE
H	X	X	High Z	Not selected
L	L	L	L	Write "0"
L	L	H	H	Write "1"
L	H	X	DOUT	Read

BLOCK DIAGRAM

1024-BIT STATIC MOS RAM (1024X1)

2102A SERIES

2102A SERIES-F,I,N

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
T _A Temperature range Operating under bias	-10 to 80	°C
T _{TSG} Storage	-65 to 150	
P _D Power dissipation	1	W
Voltage on any pin with respect to ground	-0.5 to 7	V

DC ELECTRICAL CHARACTERISTICS T_A = 0°C to 70°C, V_{CC} = 5V ± 5% unless otherwise specified.

PARAMETER	TEST CONDITIONS	2102A/2102A-4/ 2102AL/2102AL-4			2102A-2/ 2102AL-2			2102A-6			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL} Input voltage Low		-0.5		0.8	-0.5		0.8	-0.5		0.65	V
V _{IH} High		2.0		V _{CC}	2.0		V _{CC}	2.2		V _{CC}	
V _{OL} Output voltage Low	I _{OL} = 2.1mA			0.4			0.4			0.45	V
V _{OH} High	I _{OH} = -100μA	2.4			2.4			2.2			
I _{LI} Input load current	V _{IN} = 0 to 5.25V		1	10		1	10		1	10	μA
I _{LOH} Output leakage current	CE = 2.0V V _{OUT} = V _{OH} V _{OUT} = 0.4V		1	5		1	5		1	5	μA
I _{LOL}		-1	-10		-1	-10		-1	-10		
I _{CC} Supply current ³	Data out open, T _A = 0°C		33			45	65		33	55	mA
C _{IN} Capacitance ⁴ Input (All pins)	V _{IN} = 0V		3	5		3	5		3	5	pF
C _{OUT} Output	V _{OUT} = 0V		7	10		7	10		7	10	

STANDBY CHARACTERISTICS T_A = 0°C to 70°C

PARAMETER	TEST CONDITIONS	2102AL, 2102AL-4			2102AL-2			UNIT
		Min	Typ ⁵	Max	Min	Typ ⁵	Max	
V _{PD} V _{CC} in standby		1.5			1.5			V
V _{CES} CE bias in standby ⁶	2.0V ≤ V _{PD} ≤ V _{CC} max 1.5V ≤ V _{PD} < 2.0V	2.0	V _{PD}		2.0	V _{PD}		V
I _{PD1} Standby current	All inputs = V _{PD1} = 1.5V		15	23		20	28	mA
I _{PD2}	All inputs = V _{PD2} = 2.0V		20	30		25	38	
t _{CP} Chip deselect to standby time		0			0			ns
t _R Standby recovery time ⁷		t _{RC}			t _{RC}			ns

AC ELECTRICAL CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$ unless otherwise noted,
 Input pulse levels = 0.8V to 2.0V, Input rise and fall times = 10ns,
 Timing measurement reference level inputs = 1.5V
 Output = 0.8V and 2.0V, Output load = 1 TTL gate and $C_L = 100\text{pF}$

PARAMETER	TO	FROM	2102A-2, 2102AL-2			2102A, 2102AL			UNIT
			Min	Typ	Max	Min	Typ	Max	
READ CYCLE t _{RC} t _A t _{CO}			250		250 130	350		350 180	ns ns ns
Read cycle Access time	Output time	Chip enable							
to _{H1} to _{H2}	Previous read data valid with respect to Address Chip enable		40 0			40 0			ns
WRITE CYCLE t _{WC} t _{WP} t _{WR}			250 180 0			350 250 0			ns ns ns
Write cycle Write pulse width Write recovery time									
t _{AW} t _{DW} t _{DH} t _{CW}	Setup and hold time Setup time Setup time Setup time	Write R/W Output Data	Address Data Data R/W	20 180 0 180		20 250 0 250			ns
t _{AW} t _{DW} t _{DH} t _{CW}	Setup and hold time Setup time Setup time Setup time	Write R/W Output Data	Address Data Data R/W	20 180 0 180		20 250 0 250			ns

PARAMETER	TO	FROM	2102A-4, 2102AL-4			2102A-6			UNIT
			Min	Typ	Max	Min	Typ	Max	
READ CYCLE t _{RC} t _A t _{CO}			450		450 230	650		650 400	ns ns ns
Read cycle Access time	Output time	Chip enable							
to _{H1} to _{H2}	Previous read data valid with respect to Address Chip enable		40 0			50 0			ns
WRITE CYCLE t _{WC} t _{WP} t _{WR}			450 300 0			650 400 50			ns ns ns
Write cycle Write pulse width Write recovery time									
t _{AW} t _{DW} t _{DH} t _{CW}	Setup and hold time Setup time Setup time Setup time	Write R/W Output Data	Address Data Data R/W	20 300 0 300		200 450 20 550			ns
t _{AW} t _{DW} t _{DH} t _{CW}	Setup and hold time Setup time Setup time Setup time	Write R/W Output Data	Address Data Data R/W	20 300 0 300		200 450 20 550			ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Typical values are for $T_A = 25^\circ\text{C}$ and typical supply voltage.
- The maximum I_{CC} value is 55mA for the 2102A and 2102A-4, and 33mA for the 2102AL and 2102AL-4.
- This parameter is periodically sampled and is not 100% tested.
- Typical values are for $T_A = 25^\circ\text{C}$.
- Consider the test conditions as shown: if the standby voltage (V_{PD}) is between 5.25V (V_{CC} max) and 2.0V, then CE must be held at 2.0V min (V_{IH}). If the standby voltage is less than 2.0V but greater than 1.5V (V_{PD} min), then CE and standby voltage must be at least the same value or, if they are different, CE must be the more positive of the 2.
- $t_R = t_{RC}$ (read cycle time).

VOLTAGE WAVEFORMS

